CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程 搜索资源 - PCS

搜索资源列表

  1. tdoa123

    0下载:
  2. Position location services will not only provide new customer options and products for wireless carriers, but will also provide features that could di erentiate services in di erent markets (i.e., di erentiation between PCS, cellular, and special
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-31
    • 文件大小:829759
    • 提供者:vijay
  1. S5PC100_UM_REV104[1]

    0下载:
  2. 三星A8 处理器 S5PC100手册,是目前最新CPU,MID,平板电脑,手机都用到这个处理器-Samsung A8 processor S5PC100 manual, is the latest CPU, MID, Tablet PCs, mobile phones are used in this processor
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-28
    • 文件大小:11281080
    • 提供者:zhangyexiang
  1. IEEE802_3ba_100Gb

    0下载:
  2. 100Gb_以太网PCS层多通道分发机制的研究.nh-100Gb_ omitted _ Ethernet PCS layer of the multi-channel distribution system research. Nh
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-28
    • 文件大小:11285120
    • 提供者:吴林
  1. sgmii_latest.tar

    1下载:
  2. This core implements Physical Coding Sublayer of 1000BaseX transmission (IEEE 802.3 Clause36 and 37). This core can also be used for SGMII interface as this interface leverages 1000BaseX PCS. The differences between the 2 protocols are Link-timer and
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-12
    • 文件大小:16048501
    • 提供者:Archie
  1. sgmii_latest[1].tar

    1下载:
  2. 这个工程应用于千兆网传输的物理代码子层,同时也用于SGMII接口。两者不同之处是自动协商时链接定时器和控制信息。-This core implements Physical Coding Sublayer of 1000BaseX transmission (IEEE 802.3 Clause36 and 37). This core can also be used for SGMII interface as this interface leverages 1000BaseX PCS.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-06-09
    • 文件大小:16571632
    • 提供者:hejun
  1. 4.-VGA-graphic-mode

    0下载:
  2. VGA (video graphics array) is a video display standard introduced in the late 1980s in IBM PCs and is widely supported by PC graphics hardware and monitors. We discuss the design of a basic eight-color 640-by-480 resolution interface for CRT (c
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-17
    • 文件大小:212374
    • 提供者:Mai
  1. LatticeECP3_SERDES_PCS_使用指南

    1下载:
  2. LatticeECP3 SERDES/PCS 使用指南(LatticeECP3 SERDES/PCS usage guide)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-14
    • 文件大小:1759232
    • 提供者:旭旭
  1. naisenyao

    0下载:
  2. Join repetitive control, Foreign materials inside the source code, Two-way PCS control simulation.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-25
    • 文件大小:151552
    • 提供者:薛伟春
  1. 扰码器Verilog

    0下载:
  2. 实现扰码的功能,主要为64位在pcs子层传输的扰码器设计(To achieve the functions of scrambling code)
  3. 所属分类:VHDL/FPGA/Verilog

搜珍网 www.dssz.com