ULTRACTR的源码，xps工程实现，基于PPC平台-ULTRACTR source code, xps engineering, based on the PPC platform

The logic design of an efficient and fast round robin arbiter in Verilog or any other HDL language relies on the capability to find the next requestor to grant without losing cycles and with minimal logical stages. Using the fastest logic constructs