搜索资源列表
seven
- seven.vhd 七人表决器VHDL源码 七人表决器.doc 程序说明-seven.vhd seven votes for VHDL source code for seven votes. A descr iption of the procedures for doc
lattice-FPGAHDMI-
- 实现FPGA与hdmi通信非常有用的开发文档-a perfect doc for develope application between FPGA and HDMI
VHDL-SPI-Module.doc
- 本spi参数化通讯模块是一个支持SPI串行通信协议从协议的SPI从接口。可通过改变参数设置传输的位数，由外部控制器给定脉冲控制传输。-The parameters of spi communication module is a support SPI serial communication protocol from the agreement from the SPI interface. By changing the parameter settings can be transmit
ddrsdram_verilog
- 内附doc是DDR SDRAM 参考设计文档；model包含SDRAM Verilog的模型；simulation包含verilog测试平台、modelsim工程文、设计库函数；source包含verilog源文件；synthesis包含工程的综合文件 。-Enclosing the doc is a DDR SDRAM reference design documentation model contains SDRAM Verilog model simulation with veri
Cordic_math
- 一个很不错的cordic利用流水线计算正余弦的程序-a well method program with hddl count sin
zhushaoyong
- 设计并制作一个14键单音电子琴预先存入一些曲谱电路在4Hz的时钟控制下自动播放 通过220V电源适配器给电路提供工作电源-Design and production of a 14-key electric piano tone into a number of music scores advance in 4Hz clock circuit under the control of automatic play through 220V power adapter to provide
xilinx_doc
- 一本介绍如何使用xilinx的好书，分享给大家-Describes how to use a xilinx books, share to everybody
vani_tut
- A total of 52 files showing examples of shell scr ipting for Cadence NCSIM simulator, multiple single module + testbench examples in verilog 1995/2001, a "Randomized Smoothing Networks" paper (doc)+ppt+verilog codes and test bench from my EE7700 Dist
DDRSDRAM_VHDL
- 内附doc是DDR SDRAM 参考设计文档；model包含SDRAM VHDL的模型；simulation包含VHDL测试平台、modelsim工程文、设计 库函数；source包含vhdl源文件；synthesis包含工程的综合文件。-Enclosing the doc is a DDR SDRAM reference design documentation model contains SDRAM VHDL model simulation with VHDL test benc
lowpowerfir
- This project was undertaken to produce a low power FIR filter for inclusion in a VHDL target library. The design was completed using OrCAD s Capture CIS, from this the VHDL code has been extracted. This method has allowed complete testing of the syst
danpianji.doc
- VHDL语言设计数字系统，VHDL是Very High Speed Integrated Circuit Hardware Descr iption Language 的缩写，意思是超高速集成电路硬件描述语言。本课程设计分析了现代城市交通控制与管理问题的现状，结合城市交通的实际情况阐述了交通灯控制系统的工作原理。编写了程序控制8255A可编程并行接口芯片，使红、绿、黄发光二极管按照十字路*通信号灯的规律交替发光，模拟了交通信号灯简单的工作。-VHDL language design digit
chengfaqi.doc
- 设计一个两个5位数相乘的乘法器。用发光二极管显示输入数值，用7段显示器显示结果。乘数和被乘数分两次输入(verilog语言实现)-Design a multiplier of two 5-digit multiplication. Enter the value with the light-emitting diode display, with 7-segment display shows the results. Multiplier and the multiplicand input
FPGA_huawei
- 华 为 FPGA设计流程指南.doc 很不错的文档，希望能对你们的FPGA研发起规范和指导性的作用-Huawei FPGA design flow guide. Doc is a good document, hoping to play on your FPGA development specifications and guidance role
Nios_II_Exercises
- 嵌入式可编程片上系统设计SOPC课程实验资料，包括一个教Nios II使用的doc格式英文教程和对应工程文件。工程已解压，请自动忽略教程的第一步。-Embedded programmable system on chip design SOPC course of experimental data, including a Nios II used to teach English tutorial doc format and the corresponding project file.
waveform_gen_latest.tar
- This file consists of a design with doc file descr iption to generate sin-cos, sawtooth and square waves. The method used is DDS.
5589e6b62fd6
- doc vhdl to design a pwm signal to controling a C- C motor this doc is tested and was given good results-doc vhdl to design a pwm signal to controling a C- C motor this doc is tested and was given good results
dab1814114c3
- 此為採用ALTERA所做的DDR 控制器(verilog)- File/Directory Descr iption ============================================================================= \doc DDR SDRAM reference design documentation \model Contains the verilog SDRAM model \route
LFSRT
- LFSR it generates a random test sequence, this is the .v cod. It works well and there is the attachment doc . enjoy it !!!!!!!!!! -it generates a random test sequence, this is the .v cod. It works well and there is the attachment doc . enjoy it !!!!
Vrilog-hdl--Sequence-check.doc
- 用VrilogHDL编写的一个序列检测器-use rilogHDL define a Sequence check Instrument
VHDL简易电子琴设计(1).doc
- 这是一个简单的基于vhdl的电子琴，有自动播放和使用按键来制作不同的音色。(The design of a simple electronic organ based on VHDL, with the automatic playing and the use of keystrokes to make different tones)