搜索资源列表
ade
- 用VERILOG HDL 语言实现一个8位串行乘法器-VERILOG HDL language with an 8-bit serial multiplier
ADE-papaer-I
- analog and digital electronics
ade
- Verilog code for modified serial multiplier
ade
- 用verilog HDL语言实现一个8位串行乘法器-An 8-bit serial multiplier with Verilog HDL language