搜索资源列表
译码器
- 通过对用硬件描述语言VHDL表示的某个专用部件(如中断控制器、差错控制码编码/译码器,此为译码器)的代码分析,构建它的逻辑结构,加深对相关部件设计技术的理解。 试验平台:MaxPlusII -through the use of VHDL hardware descr iption language said a special components (such as interrupt controllers, error control coding / decoding devic
4x4的数据选择器
- 用vhdl的4x4的数据选择器,在maxplusII下编译、仿真通过。是构成大型数字电路的重要部件。适合vhdl初学者分析学习。-4x4 with the VHDL data selectors, under the maxplusII compiler, simulation through. Yes constitute large-scale digital circuits important components. VHDL Analysis for beginners to lear
44vhdl
- 44个vhdl实例 注1: 含有不可综合语句,请自行修改 注2: 一些PLD只允许I/O口对外三态,不支持内部三态,使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件,并在VHDL程序中例化-44 VHDL examples Note 1 : Includes an integrated statement, the initiative to revise Note 2 : Some PLD only allows I / O exte
statem
- 元件例化与层次设计,verilog 实例说明-components cases with the level of design, Verilog example
FPGA_led_test_1c6
- 这是1C6实验板的一个实验程序,其用的组件为LED组件。对大家初步掌握FPGA有帮助-1C6 This is an experimental plate experimental procedure, with the components of LED components. Members of the preliminary master FPGA help
CPLDxiaoche
- 智能机器小车主要完成寻迹功能,由机械结构和控制单元两个部分组成。机械结构是一个由底盘、前后辅助轮、控制板支架、传感器支架、左右驱动轮、步进电机等组成。控制单元部分主要由主要包含传感器及其调理电路、步进电机及驱动电路、控制器三个部分。本设计的核心为控制器部分,采用Altera MAX7000S系列的EPM7064LC84-15作主控芯片。CPLD芯片的设计主要在MAX+plusⅡ10.0环境下利用VHDL语言编程实现。驱动步进电机电路主要利用ULN2803作为驱动芯片。 -intelligent
chengxufengxiang
- 这些程序我用MAX+PlusII软件测试均能通过编译,程序本身不复杂,旨在为刚接触VHDL语言的朋友提供一些样例,以便了解VHDL语言的基本构成。如果要运行测试,则新建文件名应于程序中实体名一致,文件后缀“.vhd”,不推荐直接通过复制、粘贴的方法录入程序,可能会引入错误字符。 -these procedures I used MAX PlusII Software Testing pass compiler, the process itself is not complicated. for
ram
- 本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ens
FPGA-based-DAC
- 用fpga实现的DA转换器,有说明和源码,VDHL文件。 A PLD Based Delta-Sigma DAC Delta-Sigma modulation is the simple, yet powerful, technique responsible for the extraordinary performance and low cost of today s audio CD players. The simplest Delta-Sigma DAC cons
main
- vhdl程序 Uncomment the following lines to use the declarations that are provided for instantiating Xilinx primitive components.
oc_i2c_masterI2CIP
- *** *** ***OC_I2C_Master使用说明*** *** ***** 使用步骤:1.将OC_I2C_Master文件夹拷贝到安装盘\\altera\\kits\\nios2\\components目录下。 之后重新打开SOPC Builder,在可用元件列表的DeviceSOPC组中将出现OC_I2C_Master 元件,即可像其它Altera外设元件一样添加和使用。 2.hdl文件夹中包含有描述i2c逻辑的硬件描述文件,不能删除。 3.HAL文件
pinluji.rar
- 四位十进制频率计设计 包含测频控制器(TESTCTL),4位锁存器(REG4B),十进制计数器(CNT10)的原程序(vhd),波形文件(wmf ),包装后的元件(bsf)。顶层原理图文件(Block1.bdf)和波形。 ,Four decimal frequency meter measuring frequency controller design includes (TESTCTL), 4 bit latch (REG4B), decimal counter (CNT10) of t
DDRSDRAM_controller
- ddr sdram控制器,lattice器件的参考设计,比较详细-ddr sdram controller, lattice components of the reference design, very detailed
jiaotongdeng
- 实现十字路口红绿灯指示功能,红绿灯不同时间倒计时显示,包含VHDL编写的主要器件,和下载扫描电路。-Functions to achieve a crossroads traffic lights, traffic lights and countdown at different times, including the preparation of the main components VHDL, and download scanning circuit.
assignmentP2
- 1. Access the relevant reference books or technical data books and give accurate definitions for the following timing parameters: (1) propagation time tPD, (2) transition time tTD, (3) setup time tSU, (4) hold time tHD, and (5) clock-to
serial
- VHDL实现串口控制逻辑源代码,包括各个模块的具体实现和元件例化-Serial control logic to achieve VHDL source code, including various modules and components to achieve the specific cases of
Design-of-taxi-meter-Based-on-FPGA
- 本文分析了当前国内外出租车计费系统的基本组成和工作原理及主要的两种设计方式:基于单片机的设计方式和基于FPGA的设计方式;并对这两种实现方式的优点和缺点进行分析,比较后确定本系统的方案:基于FPGA的出租车计费系统的设计。-This paper analyzes the current taxi charging system at home and abroad, working principle and basic components of two major design approa
VHDL-test-code-Timing-Components
- VHDL实验代码:时序部件实验-启停电路,这是一个基于VHDL开发的程序,非常的实用-VHDL test code: Timing Components experiment- start-stop circuit, a VHDL-based development process, a very practical
EECS-150---Components-and-Design-Techniques-for-D
- EECS 150 - Components and Design Techniques for Digital Systems
serial-multiplier-using-generic-components
- Serial multiplier using generic components