DDR SDRAM控制器的VHDL源代码，含详细设计文档。 The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock Manager (DCM) provides t

配合DSP做的例子，前段视频采集和转换后， 通过切换SRAM中的数据到DPS后端处理和FPGA采集操作，具有 一般通用性，更重要的是测试代码丰富，加深理解-DSP to do with the example of the preceding video capture and conversion, the SRAM through the switch to DPS data processing and FPGA back-end collection operation, a g

mouse to led movements to realize where the x and y coordinates. After the first falling-edge tick and the rx-en signal are asserted, the FSMD shifts in the start bit and moves to the dps state. Since the received data is in fixed format, we shift