CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程 搜索资源 - fitness

搜索资源列表

  1. spiflashcontroller

    0下载:
  2. -- This program is free software you can redistribute it and/or -- modify it under the terms of the GNU General Public License -- as published by the Free Software Foundation either version 2 -- of the License, or (at your option) any later ver
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:629285
    • 提供者:mathias
  1. 61EDA_D825

    0下载:
  2. 该设计针对SMB总线进行的控制操作,包括控制,接口及仿真文件-THIS DESIGN IS PROVIDED TO YOU “AS IS”. XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, N
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-02
    • 文件大小:864261
    • 提供者:qin
  1. sdram_yadmc.tar

    0下载:
  2. /* * Yet Another Dynamic Memory Controller * Copyright (C) 2008 Sebastien Bourdeauducq - http://lekernel.net * This file is part of Milkymist. * * Milkymist is free software you can redistribute it and/or modify it * under the terms
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-08
    • 文件大小:21575
    • 提供者:shangdawei
  1. Micron_SDRAM_CNTR

    0下载:
  2. /****************************************************************************** * * File Name: sdrm.v * Version: 1.14 * Date: Sept 9, 1999 * Descr iption: Top level module * Dependencies: sdrm_t, sys_int * * Company: Xilinx * *
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-05
    • 文件大小:298152
    • 提供者:shangdawei
  1. Manchester-Encoding-Verilog

    0下载:
  2. THIS DESIGN IS PROVIDED TO YOU “AS IS”. XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:8372
    • 提供者:liyapei
  1. Bicycle

    0下载:
  2. 健身自行车控制器。说明在文档中。这是我第一次发布代码,谢谢分享!-Fitness bike controller. Instructions in the document. This is the first time I released the code, thanks for sharing!
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-30
    • 文件大小:1391536
    • 提供者:王诚
搜珍网 www.dssz.com