搜索资源列表
simple_fm_receiver.tar
- FM收音机的解码及控制器VHDL语言实现，Xilinx提供的．别谢我．-FM radio decoder and controller VHDL, Xilinx provide. I thank other.
dds_ise7.1_su
- 用Verilog语言实现信号发生器，包括AM，FM,PM，ASK,PSK,FSK调制。-using Verilog language signal generator, including AM, FM, PM, ASK, PSK, FSK modulation.
FM-ok
- VHDL编写的驱动DDS，ad9850的程序，用于产生FM波
all_digital_fm_receiver.tar
- 全数字fM接受机包括，测试代码，说明文档，还有源代码
DDS_信号源
- dds 精确步进100HZ.拨码开关选择FSK,FM等功能.最高频率25M,DA芯片9760.VHDL编写
AM-FM-software-radio
- 用FPGA开发AM，FM接收机的论文，外国人写的，我已实现-FPGA development using AM, FM receiver paper, written by foreigners, I realized
Digital-FM-transmitter-VHDL-coding
- it is VHDL code for Digital fm modem transmitter block.
dds_9760_ALL1
- DDS频率精确步进100HZ，拔码选择FSK，PSK，FM，ASK功能。-dds base on vhdl
fm
- VHDL设计全数字FM接收机 资料大小：650KB 运行环境：Windows -VHDL design of all-digital FM receiver Data Size: 650KB operating environment: Windows
dds_final
- 使用Verilog HDL语言实现的一个DDS，可以发生0-10Mhz正弦波、方波、三角波，频率步进可调，FM调制、AM调制，调制度可调。DA芯片为8位并行，160MHz-Using the Verilog HDL language implementation of a DDS, can occur 0-10Mhz sine, square, triangle wave, frequency step tunable, FM modulation, AM modulation, adjusta
all-digital-fm-receiver
- all digital fm receiver using vhdl programming language project for electronics and communication engineering students.
code
- it is the collection of the modules involved inthe design of digital fm.the code coves the key components like numerically controlled oscillator, loop filter, fir filter ,phase detector along with the complete cicuit implementation of the digital fm
DDS(fsk-ask-psk)
- 基于VHDL的波形调制，其中包括调频、调幅，调脉宽等-VHDL-based waveform modulation, including FM, AM, pulse width modulation
FM
- 在quartus ii下完成的用VHDL语言编写的数字式调频系统-Accomplished in quartus ii the use of VHDL language digital FM system
DAC908-AM-FM--sinsin
- 基于FPGA的DDS发生器以及AM、FM模拟调制-The DDS generator and FPGA-based AM, FM analog modulation
fm
- 利用altera的cyclone FPGA芯片，实现FM调制，并使用自带的逻辑分析仪仿真成功-The use altera cyclone FPGA chip, FM modulation, and use its own logic analyzer successful simulation
fm(912)
- 利用altera的FPGA，采用DDS原理实现FM调试，调试系数可改变，并通过DA变换输出，仿真以及下板测试成功-The use altera FPGA, using the DDS principle to achieve FM debugging, debugging coefficient can be changed through DA conversion output, simulation, and the lower plate test is successful
fm
- FM调频的FPGA程序，用ALTERA的FPGA实现-FM altera fpga veriloghdl
FPGA_FM
- 基于FPGA的Verilog语言编写的数字FM发射机(Digital FM Transmitter Based on FPGA Verilog Language)
FM
- 使用Verilog HDL ，FM调制信号。(Using Verilog, HDL, and FM modulation signals.)