CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程 搜索资源 - nd

搜索资源列表

  1. ongame

    0下载:
  2. 一个游戏 the hardware for the game includes a number of displays, each with a button and -- a light, that each represent a bin that can store marbles (beans). -- -- The display indicates the number of marbles in each bin at any given time. --
  3. 所属分类:VHDL编程

    • 发布日期:2008-10-13
    • 文件大小:5154
    • 提供者:李清
  1. AEScoremodules

    2下载:
  2. AES decoder aes_dec.vhdl AES encoder aes_enc.vhdl Package used by rest of design aes_pkg.vhdl Key Expansion component for AES encoder and decoder key_expansion.vhdl -AES AES encoder decoder aes_dec.vhdl aes_ enc.vhdl Package used by rest
  3. 所属分类:VHDL编程

    • 发布日期:2008-10-13
    • 文件大小:10174
    • 提供者:孟轲敏
  1. Sobel--Image_Filter_An_Image_filtering_VHDL

    0下载:
  2. Sobel--Image Filter (I). An Image filtering is made over data loaded into the on board RAM and presented on a VGA monitor.zip-Sobel -- Image Filter (I). An Image filteri Vi is made over the data loaded into RAM on board a nd presented on a VGA monito
  3. 所属分类:VHDL编程

    • 发布日期:2008-10-13
    • 文件大小:316360
    • 提供者:严刚
  1. 2_MotorControl

    0下载:
  2. this the stepper motor contro lcode on xilinx spartan fpgas enjoy the cod e nd keep helpin each other-this is the stepper motor contro lcode on xilinx spartan fpgas enjoy the cod e nd keep helpin each other
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-02
    • 文件大小:563995
    • 提供者:ahmad
  1. alu4bitsynthesizable

    0下载:
  2. its a 4 bit arithmetic nd logical unit code in verilog. the software which is used for it is xilinx
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-15
    • 文件大小:26595
    • 提供者:swapna
  1. alu8bit4fun

    0下载:
  2. its a 8 bit arithmetic nd logical code in verilog it is used for 4 different functions.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:19711
    • 提供者:swapna
  1. VerilogHDL_En

    0下载:
  2. this is a working draft containing preliminary mate- rial, some of which the reader is likely to nd obscure.-The Verilog Formal Equivalence (VFE) Project is funded by the U.K. Engineering and Physical Sciences Research Council (EPSRC). The Pri
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-16
    • 文件大小:306915
    • 提供者:guxiaozhong
  1. M130095EC

    0下载:
  2. vhdl code for uart. data tx from pc to fpga nd vice versa
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-10
    • 文件大小:2288402
    • 提供者:gaurav goyal
搜珍网 www.dssz.com