搜索资源列表
AN151
- AMBA Application Note: AN151 - Using EB with example AXI Logic Tile. -AMBA Application Note: AN151- Using EB with example AXI Logic Tile. This example shows how to use the EB baseboard with an example AXI Logic Tile. The following board c
AN125
- AMBA Application Note: AN125 - Adding additional processors to the PB926EJ-S using Core Tiles. -AMBA Application Note: AN125- Adding additional processors to the PB926EJ-S using Core Tiles. This example design enables you to use an ARM7TDMI, AR
AN136
- AMBA Application Note: AN136 - Using Core Tiles stand-alone. -AMBA Application Note: AN136- Using Core Tiles stand-alone. This example design shows how to use Core Tiles as individual units powered through an IM-LT1. A Logic Tile is also requi
AN146
- AMBA Application Note: AN146 - Using EB with example AHB Logic Tile. -AMBA Application Note: AN146- Using EB with example AHB Logic Tile. This example shows how to use the EB baseboard with an example AHB Logic Tile. The following board comb
AN128
- AMBA Application Note: AN128 - Logic Tile Flashing LED design. -AMBA Application Note: AN128- Logic Tile Flashing LED design. Application note AN128 is a simple flashing LED example design to demonstrate the process of creating FPGA images
AN148
- AMBA Application Note: AN148 - Using EB with CT7TDMI, CT926EJ-S, and CT1136JF-S Core Tiles.-AMBA Application Note: AN148- Using EB with CT7TDMI, CT926EJ-S, and CT1136JF-S Core Tiles. This example shows how to use the EB baseboard with CT7TDMI, CT92
AN170
- AMBA Application Note: AN170 - AHB masters and slaves design for Virtex 4 and Virtex 5 Logic Tiles. -AMBA Application Note: AN170- AHB masters and slaves design for Virtex 4 and Virtex 5 Logic Tiles. This example shows how to implement AHB
5.-VGA-Text-mode
- A tile-mapped pixel generation scheme is discussed in Section 13.3. A tile can be considered as a super pixel. Whereas a pixel is defined by a 3-bit word in a bit-mapped scheme, a tile is mapped to a predesigned pattern. One method of constructing