搜索资源列表
AvalonPwm
- SOPC实验--Hello World实验:启动Quartus II软件，选择File→New Project Wizard，在出现的对话框中填写项目名称 2、 点击Finish，然后选择“是”。选择Assignments→Device，改写各项内容。Family改为CycloneII，根据实验板上的器件选择相应的器件，本实验选择EP2C5T144C8,点击对话框中的Device & Pin Options，在Configuration中，选项Use Configuration Device为E
cmd_state
- vhdl的三态门的实现！双向的输入输出！-vhdl doors of the tri-state to achieve! Two-way input and output!
honggongneng
- 是用quartus的调用宏功能！方便快捷-vhdl doors of the tri-state to achieve! Two-way input and output!
ethernet_tri_mode.rel-1-0.tar
- ethernet mac verilog code.eth 10 100 1000mb/s
Tri-mode_Ethernet_MAC_Specifications
- document for mac 10 100 1000 ethernet verilog code.you find code in this site
tristate
- VHDL code for a full adder and n bit full adder a tri state buffer and a flip flop
InterefacingPS2Keyboard
- FPGA/keyboard interface is shown in figure 1. When the FPGA “reads” the Data or Clock inputs both PS2Data_out and PS2Clk_out are kept low which puts the tri-state buffers in high impedance mode. When the FPGA "writes" a logic 0 on an output, the
Quartus_Common_Error_And_Warning_Analyze
- Quatus常见错误汇总与分析 该文章来源 :一是来自网上几处出处的汇总 二是来自作者本人应用过程中遇到的问题。 可以帮助大家解决烦人的quartus警告和error 仅供参考 -Summary and analysis of common mistakes Quatus the article Source: First, a summary of provenance from the Internet a few second is from the author
zucheng
- 部分指令系统和三态门用VHDL在模型机上的实现-Part of the command system and the tri-state gate analog implementation
I2C
- 使用VHDL写的标准 IIC代码 标准的接口文件，具有三态功能-The use of a standard IIC write VHDL code for a standard interface file, with tri-state function
ethernet_tri_mode
- Its an verilog coded ether net tri mode project
ethernet_tri_mode
- 三态以太网的hdl源代码，适合FPGA工程师使用-Tri-State Ethernet hdl source code for FPGA engineers
tri_states
- 用Verilog语言写一个三态缓冲器，必须使两个使能端都有效，才能允许器件的三态输出有效。已编译通过。-Using the language of Verilog to make a tri-states machine.
tri
- 频率可调的三角波函数信号发生器，编译通过，仿真通过-Adjustable frequency signal generator triangle wave function
Three-state-bidirectional-drive
- 这是三态双向驱动器的Verilog源程序，已经编译通过，可以直接使用-This is a tri-state bi-directional drive the Verilog source code, has been compiled by, can be used directly
BUUntitleda
- 基于PWM的调光技术 本程序能实现单色LED渐亮 渐灭控制 程序稍修改即能实现三色LED的混色 能有跳变 渐变等多种效果 -Monochromatic LED PWM dimming technology-based program can fade gradually eliminate the control program is slightly modified to achieve tri-color LED color mixing can have a gradual tran
tri-state-bidirectional-bus
- FPGA中三态双向总线的实现。以一个实 际工程中的程序来详细介绍三态双向总线实现及应用。-Implementation of FPGA in the tri-state bidirectional bus
EMAC6
- verilog实现的FPGA三态以太网链路层通信代码，里面有状态机，并按各个模块的功能分了文件夹，还有说明文档，自定义帧的产生和接收，开发环境为Xilinx ISE，测试无误。-verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well a
xapp941
- Reference System: PLB Tri-Mode Ethernet MAC
Tri-Eth
- 采用xilinx三太以太网ip核，tri-mode MAC完成千兆以太网数据传输-Too Ethernet using xilinx ip three nuclear, tri-mode MAC Gigabit Ethernet data transmission is completed