modulemajority (major, V1, V2, V3) start your comments with a forward slash and star and finish it with a star and forward slash. output major inputV1, V2, V3 wireN1, N2, N3 and A0 (N1, V1, V2) andA1 (N2, V2, V3) and A2 (N3, V3,