搜索资源列表
ADSP-21262
- High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data (SIMD) computational architecture— two 32-bit IEEE floating-point
MINILOGIC
- Level shifter. 5v -> 3.3V by 74H..245
01004054_2
- rf mems phase shifter
Vhdl-Implementation-of--Fast-32x32-Multiplier-Bas
- The Vedic mathematics is quite different from conventional method of multiplication like adder and shifter. This mathematics is mainly based on sixteen principles. The multiplier (referred henceforth as Vedic multiplier) architecture base
00676515
- realization of a wavelength shifter based on cascaded second-order processes in the organic molecular crystal N-(4- nitropheny1)-L-prolinol (NPP).’ In our experiment, a pump pulse p at frequency wp and a signal pulse s at w, - wp interact t