Fig. 2 shows the conventional ESD protection design with dual diodes (DPand DN) at RF I/O pad and the power-rail ESD clamp circuit between VDDand VSS[3]. Under positive-to-VDD (PD) or negative-to-VS