资源列表
seri-para
- 串行数据经过串并转换成4位并行数据输出，而后再经过并串转换成串行数据输出，输出与输入相同，只是有延时-After the serial data string and convert it into a 4-bit parallel data output, and then convert the string through and the serial data output, the output and input the same, but delayed
spi
- SPI总线接口的verilog源码，包含仿真模块modelsim 和 quartus 工程。本人测试通过。-SPI bus interface in verilog source code, including the simulation module modelsim and quartus project. I test.
fpgajpeg
- fpga实现图像的压缩，适合初学者，很快了解图像压缩和verilog-fpga to achieve image compression, suitable for beginners, will soon understand the image compression and verilog
ahb_ram
- AHB接口的ram控制器，可靠性非常强。除了两个周期内发生读到写或写到读的极限情况（一般处理器设计中不会有这种传输方式），其他传输方式完全没有问题-AHB interface ram controller, reliability is very strong. In addition to occurring in two cycles read or write read write the limit (usually processor design will not have such
PWM
- LPC1768 PWM脉宽调制，源码。-LPC1768 PWM pulse width modulation , the source code.
RAW2RGB.v
- RGB-raw2RGB converting data from Cmos camera to FPGA
xilinxise10.1edk
- Xilinx ise10.1 edk 使详解 xilinx培训资料 中文翻译过的华为培训资料 以Spartan3为例-Xilinx ise10.1 edk Xiangjie xilinx training materials to the Chinese translated example of Huawei training materials to Spartan3
LCD12864
- 利用FPGA在12864液晶屏上显示汉字。配置IO后可直接使用-Use of FPGA in the 12864 character LCD display. IO configuration can be used directly after
mult16s
- 16位乘法器，VHDL语言编写的，供大学交流学习-16-bit multiplier
mp3decoder
- verilog实现mp3解码程序，包括testbench-mp3 decoder verilog implementation procedures, including the testbench
cis_100dpi_dsp
- 程序实现了采用CIS+AD9822+FPGA的结构形式对人民币进行采集。然后把采集到得数据通过EMIF接口传送给DSP。已通过调试-Program implements the use of CIS+ AD9822+ FPGA structure in the form of the RMB is collected. Then the data collected was transmitted through the EMIF interface to the DSP. Has passed
32_16div
- 这是一个简单的除法器（32bit/16bit),采用移位相减法-This is a simple divider (32bit/16bit), using phase shift subtraction